## SSD1818A

## Advance Information

$104 \times 65$ STN
LCD Segment / Common Driver with Controller

## TABLE OF CONTENTS

1. GENERAL DESCRIPTION ..... 5
2. FEATURES ..... 5
3. ORDERING INFORMATION ..... 5
4. BLOCK DIAGRAM ..... 6
5. DIE PAD ARRANGEMENT ..... 7
6. PIN DESCRIPTION ..... 10
7. FUNCTIONAL BLOCK DESCRIPTIONS ..... 15
8. COMMAND TABLE ..... 23
9. COMMAND DESCRIPTIONS ..... 28
10. MAXIMUM RATINGS ..... 34
11. DC CHARACTERISTICS ..... 35
12. AC CHARACTERISTICS ..... 37
13. APPLICATION EXAMPLES ..... 41
14. INITIALIZATION ROUTINE ..... 43
15. TAB DRAWING ..... 44

## TABLE OF TABLES

Table 1 - Ordering Information ..... 5
Table 2 - SSD1818A Series Bump Die Pad Coordinates (Bump center) ..... 8
Table 3 - Example of ROW pin assignment for programmable MUX of SSD1818A ..... 14
Table 4 - Graphic Display Data RAM (GDDRAM) Address Map with Display Start Line set to 38 h .. 20 ..... 20
Table 5 - Write Command Table $(D / \bar{C}=0, R / \bar{W}(\overline{W R})=0, E(\overline{R D})=1)$ ..... 23
Table 6 - Extended Command Table $(D / \bar{C}=0, R / \bar{W}(\overline{W R})=0, E=1(\overline{R D}=1)$ unless specific setting is
stated) ..... 25
Table 7 - Automatic Address Increment ..... 27
Table 8 - ROW pin assignment for COM signals for SSD1818A in an 18 MUX display (including icon line) without/with 7 lines display offset towards ROW0 ..... 33
Table 9 - Maximum Ratings (Voltage Referenced to $\mathbf{V}_{\mathrm{ss}}$ ) ..... 34
Table 10 - DC Characteristics (Unless otherwise specified, Voltage Referenced to $\mathrm{V}_{\mathrm{Ss}}, \mathrm{V}_{\mathrm{DD}}=2.4$ to
$3.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30$ to $85^{\circ} \mathrm{C}$ ) ..... 35
Table 11 - AC Characteristics (Unless otherwise specified, Voltage Referenced to $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=2.4$ to
$3.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30$ to $\left.85^{\circ} \mathrm{C}\right)$ ..... 37
Table 12 - Interface Timing Characteristics (VDD - VSS = 2.4 to $3.5 \mathrm{~V}, \mathrm{TA}=-35$ to $85^{\circ} \mathrm{C}$ ) ..... 38
Table 13 - Interface Timing Characteristics (VDD - VSS = 2.4 to $3.5 \mathrm{~V}, \mathrm{TA}=\mathbf{- 3 5}$ to $85^{\circ} \mathrm{C}$ ) ..... 39
Table 14 - Interface Timing Characteristics (VDD - VSS = 2.4 to $3.5 \mathrm{~V}, \mathrm{TA}=-35$ to $85^{\circ} \mathrm{C}$ ) ..... 40

## TABLE OF FIGURES

Figure 1 - SSD1818A Block Diagram ..... 6
Figure 2 - SSD1818A Pin Assignment ..... 7
Figure 3 - Display Data Read Back Procedure - Insertion of Dummy Read ..... 15
Figure 4 - Oscillator ..... 16
Figure 5 - DC-DC Converter Configurations ..... 17
Figure 6 - Voltage Regulator Output for different Gain/Contrast Settings ..... 18
Figure 7 - LCD Driving Waveform for Displaying "0" ..... 22
Figure 8 - Contrast Control Flow Set Segment Re-map ..... 28
Figure 9-6800-series MPU Parallel Interface Characteristics ..... 38
Figure 10-8080-series MPU Parallel Interface Characteristics ..... 39
Figure 11 - Serial Interface Characteristics ..... 40Figure 12 - Application Circuit of $104 \times 64$ plus an icon line using SSD1818A, configured with:external VEE, internal regulator, divider mode enabled (Command: 2B), 6800-series MPUparallel interface, internal oscillator and master mode41
Figure 13 - Application Circuit of $104 \times 64$ plus an icon line using SSD1818A, configured with allinternal power control circuit enabled, 6800-series MPU parallel interface, internal oscillatorand master mode.42
Figure 14 - SSD1818AT Copper View Layout ..... 44
Figure 15 - SSD1818AT Pin Assignment ..... 46

## 1. GENERAL DESCRIPTION

SSD1818A is a single-chip CMOS LCD driver with controllers for dot-matrix graphic liquid crystal display system. It consists of 169 high-voltage driving outputs for driving maximum 104 Segments, 64 Commons and 1 icon line.

SSD1818A consists of $104 \times 65$ bits Graphic Display Data RAM (GDDRAM). Data/Commands are sent from common MCU through 8-bit Parallel or 4-wire Serial Interface. 6800-series, 8080-series compatible Parallel Interface and Serial Peripheral Interface can be selected by hardware configuration.

SSD1818A embeds DC-DC Converter with booster capacitors, On-Chip Oscillator and Bias Divider so as to reduce the number of external components. With the advanced design for low power consumption, stable LCD operating voltage and flexible die layout, SSD1818A is suitable for any portable battery-driven applications requiring long operation period with compact size.

## 2. FEATURES

Maximum display size: $104 \times 64+1$ Icon Line
Single Supply Operation, $2.4 \mathrm{~V}-3.5 \mathrm{~V}$
Minimum -12.0V LCD Driving Output Voltage
Low Current Sleep Mode
On-Chip Voltage Generator or External LCD Driving Power Supply Selectable
2X / 3X / 4X/ 5X On-Chip DC-DC Converter
On-Chip Oscillator
On-Chip Bias Divider
Programmable bias ratio [1/4-1/9]
8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface and Serial Peripheral Interface On-Chip $104 \times 65$ Graphic Display Data RAM
Row Re-mapping and Column Re-mapping
Vertical Scrolling
Display Offset Control
64 Level Internal Contrast \& External Contrast Control
Programmable LCD Driving Voltage Temperature Coefficients
Programmable MUX ratio [2-64 MUX] (Partial display mode)
Available in Gold Bump Die

## 3. ORDERING INFORMATION

Table 1 - Ordering Information

| Ordering Part <br> Number | SEG | COM | Package Form | Reference | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SSD1818AZ | 104 | $64+1$ | Gold Bump Die | Figure 2 on page 7 | - |
| SSD1818ATR1 | 96 | 54 | TAB | Figure 14 on page 44 | - |

## 4. BLOCK DIAGRAM



Figure 1 - SSD1818A Block Diagram

## 5. DIE PAD ARRANGEMENT



Note:

1. The gold bumps face up in this diagram
2. All dimensions in $\mu \mathrm{m}$ and $(0,0)$ is the center of the chip

| Die Size: | $8.66 \mathrm{~mm} \times 1.48 \mathrm{~mm}$ |
| :--- | :--- |
| Die Thickness: | $550+/-25 \mathrm{um}$ |
| Bump Pitch: | $60 \mathrm{um}[\mathrm{Min}]$ |
| Bump Height: | Nominal 18 um |
| Tolerance: | $<3$ um within die |

## Gold Bump Alignment Mark

This alignment mark contains gold bump for IC bumping process alignment and IC identifications. No conductive tracks should be laid underneath this mark to avoid short circuit.


Figure 2 - SSD1818A Pin Assignment

Table 2 - SSD1818A Series Bump Die Pad Coordinates (Bump center)

| Pad \# | Signal | X-pos | Y-pos | Pad \# | Signal | X-pos | Y-pos | Pad \# | Signal | X-pos | Y-pos |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | MSTAT | -3873.80 | -581.35 | 51 | C3N | -27.48 | -581.35 | 101 | T1 | 3799.95 | -581.35 |
| 2 | M | -3797.50 | -581.35 | 52 | C1P | 48.83 | -581.35 | 102 | T2 | 3876.25 | -581.35 |
| 3 | CL | -3721.20 | -581.35 | 53 | C1P | 125.13 | -581.35 | 103 | NC | 4178.48 | -655.03 |
| 4 | $\overline{\text { DOF }}$ | -3644.90 | -581.35 | 54 | C1P | 201.43 | -581.35 | 104 | ROW31 | 4178.48 | -594.83 |
| 5 | VSS | -3568.60 | -581.35 | 55 | C1N | 277.73 | -581.35 | 105 | ROW30 | 4178.48 | -534.63 |
| 6 | CS | -3492.30 | -581.35 | 56 | C1N | 354.03 | -581.35 | 106 | ROW29 | 4178.48 | -474.43 |
| 7 | CS2 | -3416.00 | -581.35 | 57 | C1N | 430.33 | -581.35 | 107 | ROW28 | 4178.48 | -414.23 |
| 8 | VDD | -3339.70 | -581.35 | 58 | VEE | 506.63 | -581.35 | 108 | ROW27 | 4178.48 | -354.03 |
| 9 | RES | -3263.40 | -581.35 | 59 | C2N | 582.93 | -581.35 | 109 | ROW26 | 4178.48 | -293.83 |
| 10 | VEE | -3178.35 | -581.35 | 60 | C2N | 659.23 | -581.35 | 110 | ROW25 | 4178.48 | -233.63 |
| 11 | VEE | -3102.05 | -581.35 | 61 | C2N | 735.53 | -581.35 | 111 | ROW24 | 4178.48 | -173.43 |
| 12 | D/ $\overline{\mathrm{C}}$ | -3017.00 | -581.35 | 62 | C2P | 811.83 | -581.35 | 112 | ROW23 | 4178.48 | -113.23 |
| 13 | VSS | -2940.70 | -581.35 | 63 | C2P | 888.13 | -581.35 | 113 | ROW22 | 4178.48 | -53.03 |
| 14 | R/ W | -2864.40 | -581.35 | 64 | C2P | 964.43 | -581.35 | 114 | ROW21 | 4178.48 | 7.18 |
| 15 | E/RD | -2788.10 | -581.35 | 65 | C4N | 1040.73 | -581.35 | 115 | ROW20 | 4178.48 | 67.38 |
| 16 | VDD | -2711.80 | -581.35 | 66 | C4N | 1117.03 | -581.35 | 116 | ROW19 | 4178.48 | 127.58 |
| 17 | D0 | -2635.50 | -581.35 | 67 | C4N | 1193.33 | -581.35 | 117 | ROW18 | 4178.48 | 187.78 |
| 18 | D1 | -2557.63 | -581.35 | 68 | VEE | 1269.63 | -581.35 | 118 | ROW17 | 4178.48 | 247.98 |
| 19 | D2 | -2481.33 | -581.35 | 69 | VL2 | 1345.93 | -581.35 | 119 | ROW16 | 4178.48 | 308.18 |
| 20 | D3 | -2403.10 | -581.35 | 70 | VL2 | 1422.23 | -581.35 | 120 | ROW15 | 4178.48 | 368.38 |
| 21 | D4 | -2325.23 | -581.35 | 71 | VL2 | 1498.53 | -581.35 | 121 | ROW14 | 4178.48 | 428.58 |
| 22 | D5 | -2248.93 | -581.35 | 72 | VL3 | 1574.83 | -581.35 | 122 | ROW13 | 4178.48 | 488.78 |
| 23 | D6 | -2172.63 | -581.35 | 73 | VL3 | 1651.13 | -581.35 | 123 | ROW12 | 4178.48 | 548.98 |
| 24 | D7 | -2096.33 | -581.35 | 74 | VL3 | 1727.43 | -581.35 | 124 | ROW11 | 4178.48 | 609.18 |
| 25 | VDD | -2020.03 | -581.35 | 75 | VEE | 1803.73 | -581.35 | 125 | NC | 4178.48 | 663.25 |
| 26 | VDD | -1943.73 | -581.35 | 76 | VL4 | 1880.03 | -581.35 | 126 | ROW10 | 3834.60 | 587.83 |
| 27 | VDD | -1867.43 | -581.35 | 77 | VL4 | 1956.33 | -581.35 | 127 | ROW9 | 3774.40 | 587.83 |
| 28 | VDD | -1791.13 | -581.35 | 78 | VL4 | 2032.63 | -581.35 | 128 | ROW8 | 3714.20 | 587.83 |
| 29 | VDD | -1714.83 | -581.35 | 79 | VL5 | 2108.93 | -581.35 | 129 | ROW7 | 3654.00 | 587.83 |
| 30 | VDD | -1638.53 | -581.35 | 80 | VL5 | 2185.23 | -581.35 | 130 | ROW6 | 3593.80 | 587.83 |
| 31 | VDD | -1562.23 | -581.35 | 81 | VL5 | 2261.53 | -581.35 | 131 | ROW5 | 3533.60 | 587.83 |
| 32 | TEST0 | -1485.93 | -581.35 | 82 | VL6 | 2337.83 | -581.35 | 132 | ROW4 | 3473.40 | 587.83 |
| 33 | TEST1 | -1409.63 | -581.35 | 83 | VL6 | 2414.13 | -581.35 | 133 | ROW3 | 3413.20 | 587.83 |
| 34 | VSS | -1333.33 | -581.35 | 84 | VL6 | 2490.60 | -581.35 | 134 | ROW2 | 3353.00 | 587.83 |
| 35 | VSS | -1257.03 | -581.35 | 85 | VF | 2566.73 | -581.35 | 135 | ROW1 | 3292.80 | 587.83 |
| 36 | VSS | -1180.73 | -581.35 | 86 | VDD | 2651.78 | -581.35 | 136 | ROW0 | 3232.60 | 587.83 |
| 37 | VSS1 | -1095.68 | -581.35 | 87 | M/ $\bar{S}$ | 2728.08 | -581.35 | 137 | ICONS | 3172.40 | 587.83 |
| 38 | VSS1 | -1019.38 | -581.35 | 88 | CLS | 2804.38 | -581.35 | 138 | SEG0 | 3112.20 | 587.83 |
| 39 | VSS1 | -943.08 | -581.35 | 89 | VSS | 2880.68 | -581.35 | 139 | SEG1 | 3052.00 | 587.83 |
| 40 | VSS1 | -866.78 | -581.35 | 90 | C68/ $\overline{80}$ | 2956.98 | -581.35 | 140 | SEG2 | 2991.80 | 587.83 |
| 41 | VSS1 | -790.48 | -581.35 | 91 | $\mathrm{P} / \overline{\mathrm{S}}$ | 3033.28 | -581.35 | 141 | SEG3 | 2931.60 | 587.83 |
| 42 | VEE | -714.18 | -581.35 | 92 | VDD | 3109.58 | -581.35 | 142 | SEG4 | 2871.40 | 587.83 |
| 43 | VEE | -637.88 | -581.35 | 93 | C0 | 3185.88 | -581.35 | 143 | SEG5 | 2811.20 | 587.83 |
| 44 | VEE | -561.58 | -581.35 | 94 | VSS | 3262.18 | -581.35 | 144 | SEG6 | 2751.00 | 587.83 |
| 45 | VEE | -485.28 | -581.35 | 95 | C1 | 3338.48 | -581.35 | 145 | SEG7 | 2690.80 | 587.83 |
| 46 | VEE | -408.98 | -581.35 | 96 | VDD | 3414.78 | -581.35 | 146 | SEG8 | 2630.60 | 587.83 |
| 47 | VEE | -332.68 | -581.35 | 97 | IRS | 3491.08 | -581.35 | 147 | SEG9 | 2570.40 | 587.83 |
| 48 | TEST2 | -256.38 | -581.35 | 98 | VSS | 3567.38 | -581.35 | 148 | SEG10 | 2510.20 | 587.83 |
| 49 | C3N | -180.08 | -581.35 | 99 | SPI | 3643.68 | -581.35 | 149 | SEG11 | 2450.00 | 587.83 |
| 50 | C3N | -103.78 | -581.35 | 100 | T0 | 3723.65 | -581.35 | 150 | SEG12 | 2389.80 | 587.83 |


| Pad \# | Signal | X-pos | Y-pos | Pad\# | Signal | X-pos | Y-pos | Pad \# | Signal | X-pos | Y-pos |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 151 | SEG13 | 2329.60 | 587.83 | 201 | SEG63 | -680.40 | 587.83 | 251 | ROW41 | 1 -3690.40 | 587.83 |
| 152 | SEG14 | 2269.40 | 587.83 | 202 | SEG64 | -740.60 | 587.83 | 252 | ROW42 | -3750.60 | 587.83 |
| 153 | SEG15 | 2209.20 | 587.83 | 203 | SEG65 | -800.80 | 587.83 | 253 | ROW43 | $3-3810.80$ | 587.83 |
| 154 | SEG16 | 2149.00 | 587.83 | 204 | SEG66 | -861.00 | 587.83 | 254 | NC | -4178.48 | 663.25 |
| 155 | SEG17 | 2088.80 | 587.83 | 205 | SEG67 | -921.20 | 587.83 | 255 | ROW4 | 4-4178.4 | 609.18 |
| 156 | SEG18 | 2028.60 | 587.83 | 206 | SEG68 | -981.40 | 587.83 | 256 | ROW4 | 5-4178.4 | 548. |
| 157 | SEG19 | 1968.40 | 587.83 | 207 | SEG69 | -1041.60 | 587.83 | 257 | ROW46 | 6-4178.48 | 488.78 |
| 158 | SEG20 | 1908.20 | 587.83 | 208 | SEG70 | -1101.80 | 587.83 | 258 | ROW47 | 7-4178.48 | 428.58 |
| 159 | SEG21 | 1848.00 | 587.83 | 209 | SEG71 | -1162.00 | 587.83 | 259 | ROW48 | 8-4178.48 | 368.38 |
| 160 | SEG22 | 1787.80 | 587.83 | 210 | SEG72 | -1222.20 | 587.83 | 260 | ROW49 | $9-4178.48$ | 308.18 |
| 161 | SEG23 | 1727.60 | 587.83 | 211 | SEG73 | -1282.40 | 587.83 | 261 | ROW50 | 0-4178.48 | 247.98 |
| 162 | SEG24 | 1667.40 | 587.83 | 212 | SEG74 | -1342.60 | 587.83 | 262 | ROW51 | 1-4178.48 | 187.78 |
| 163 | SEG25 | 1607.20 | 587.83 | 213 | SEG75 | -1402.80 | 587.83 | 263 | ROW52 | $2-4178.48$ | 127.58 |
| 164 | SEG26 | 1547.00 | 587.83 | 214 | SEG76 | -1463.00 | 587.83 | 264 | ROW53 | $3-4178.48$ | 67.38 |
| 165 | SEG27 | 1486.80 | 587.83 | 215 | SEG77 | -1523.20 | 587.83 | 265 | ROW54 | 4-4178.48 | 7.18 |
| 166 | SEG28 | 1426.60 | 587.83 | 216 | SEG78 | -1583.40 | 587.83 | 266 | ROW55 | 5-4178.48 | -53.03 |
| 167 | SEG29 | 1366.40 | 587.83 | 217 | SEG79 | -1643.60 | 587.83 | 267 | ROW56 | 6-4178.48 | -113.23 |
| 168 | SEG30 | 1306.20 | 587.83 | 218 | SEG80 | -1703.80 | 587.83 | 268 | ROW57 | 7-4178.48 | -173.43 |
| 169 | SEG31 | 1246.00 | 587.83 | 219 | SEG81 | -1764.00 | 587.83 | 269 | ROW58 | 8-4178.48 | -233.63 |
| 170 | SEG32 | 1185.80 | 587.83 | 220 | SEG82 | -1824.20 | 587.83 | 270 | ROW5 | 9-4178.48 | -293.83 |
| 171 | SEG33 | 1125.60 | 587.83 | 221 | SEG83 | -1884.40 | 587.83 | 271 | ROW60 | $0-4178.4$ | -354.03 |
| 172 | SEG34 | 1065.40 | 587.83 | 222 | SEG84 | -1944.60 | 587.83 | 272 | ROW61 | $1-4178.4$ | -414.23 |
| 173 | SEG35 | 1005.20 | 587.83 | 223 | SEG85 | -2004.80 | 587.83 | 273 | ROW6 | 2-4178.4 | -474.43 |
| 174 | SEG36 | 945.00 | 587.83 | 224 | SEG86 | -2065.00 | 587.83 | 274 | ROW63 | $3-4178.48$ | -534.63 |
| 175 | SEG37 | 884.80 | 587.83 | 225 | SEG87 | -2125.20 | 587.83 | 275 | ICONS | -4178.48 | -594.83 |
| 176 | SEG38 | 824.60 | 587.83 | 226 | SEG88 | -2185.40 | 587.83 | 276 | NC | -4178.48 | -655.03 |
| 177 | SEG39 | 764.40 | 587.83 | 227 | SEG89 | -2245.60 | 587.83 | 277 | NC | -3875.55 | 149.28 |
| 178 | SEG40 | 704.20 | 587.83 | 228 | SEG90 | -2305.80 | 587.83 |  |  |  |  |
| 179 | SEG41 | 644.00 | 587.83 | 229 | SEG91 | -2366.00 | 587.83 |  |  |  |  |
| 180 | SEG42 | 583.80 | 587.83 | 230 | SEG92 | -2426.20 | 587.83 |  |  |  |  |
| 181 | SEG43 | 523.60 | 587.83 | 231 | SEG93 | -2486.40 | 587.83 |  |  |  |  |
| 182 | SEG44 | 463.40 | 587.83 | 232 | SEG94 | -2546.60 | 587.83 |  |  |  |  |
| 183 | SEG45 | 403.20 | 587.83 | 233 | SEG95 | -2606.80 | 587.83 |  |  |  |  |
| 184 | SEG46 | 343.00 | 587.83 | 234 | SEG96 | -2667.00 | 587.83 | Bump Siz |  |  |  |
| 185 | SEG47 | 282.80 | 587.83 | 235 | SEG97 | -2727.20 | 587.83 | PAD\# |  | X [um] Y [ | [ m$]$ |
| 186 | SEG48 | 222.60 | 587.83 | 236 | SEG98 | -2787.40 | 587.83 | 1-102 |  | 50.05 50.05 |  |
| 187 | SEG49 | 162.40 | 587.83 | 237 | SEG99 | -2847.60 | 587.83 | 103-124 |  | 66.67540 .9 |  |
| 188 | SEG50 | 102.20 | 587.83 | 238 | SEG100 | -2907.80 | 587.83 | 125 |  | 66.675 |  |
| 189 | SEG51 | 42.00 | 587.83 | 239 | SEG101 | -2968.00 | 587.83 | 126-253 |  | 40.95 66.6 | 675 |
| 190 | SEG52 | -18.20 | 587.83 | 240 | SEG102 | -3028.20 | 587.83 | 254 |  | 66.675 |  |
| 191 | SEG53 | -78.40 | 587.83 | 241 | SEG103 | -3088.40 | 587.83 | 255-276 |  | 66.675 |  |
| 192 | SEG54 | -138.60 | 587.83 | 242 | ROW32 | 3148.60 | 587.83 | 277 |  | 88.2 |  |
| 193 | SEG55 | -198.80 | 587.83 | 243 | ROW33 | -3208.80 | 587.83 |  |  |  |  |
| 194 | SEG56 | -259.00 | 587.83 | 244 | ROW34 | -3269.00 | 587.83 |  |  |  |  |
| 195 | SEG57 | -319.20 | 587.83 | 245 | ROW35 | -3329.20 | 587.83 |  |  |  |  |
| 196 | SEG58 | -379.40 | 587.83 | 246 | ROW36 | -3389.40 | 587.83 |  |  |  |  |
| 197 | SEG59 | -439.60 | 587.83 | 247 | ROW37 | 3449.60 | 587.83 |  |  |  |  |
| 198 | SEG60 | -499.80 | 587.83 | 248 | ROW38 | 3509.80 | 587.83 |  |  |  |  |
| 199 | SEG61 | -560.00 | 587.83 | 249 | ROW39 | 3570.00 | 587.83 |  |  |  |  |
| 200 | SEG62 | -620.20 | 587.83 | 250 | ROW40 | -3630.20 | 587.83 |  |  |  |  |

## 6. PIN DESCRIPTION

## MSTAT

This pin is the static indicator driving output. It is only active in master operation. The frame signal output pin, $M$, should be used as the back plane signal for the static indicator. The duration of overlapping can be programmable. This pin, MSTAT, becomes high impedance if the chip is operating in slave mode. Please see the Extended Command Table for reference.

## M

This pin is the frame signal input/output. In master mode, the pin supplies frame signal to slave devices. In slave mode, the pin receives frame signal from the master device.

## CL

This pin is the system clock input/output. When the internal oscillator is enabled (CLS pin pulled high), and the master mode is enabled ( $\mathrm{M} / \overline{\mathrm{S}}$ pin pulled high), this pin supplies system clock signal to the slave device. When internal oscillator is disabled and the slave mode is enabled, the pin receives system clock signal from the master device or external clock source.

## DOF

This pin is the display blanking signal control pin. In master mode, this pin supplies "display on" or "display off" signal (blanking signal) to slave devices. In slave mode, this pin receives "display on" or "display off" signal from the master device.

## CS1, CS2

These pins are the chip select inputs. The chip is enabled for MCU communication only when $\overline{\mathrm{CS} 1}$ is pulled low and CS2 is pulled high.

## $\overline{R E S}$

This pin is the reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for completing the reset procedure is $5-10 \mathrm{us}$.

## D/ $\bar{C}$

This pin is Data/Command control pin. When the pin is pulled high, the input at $D_{7}-D_{0}$ is treated as display data. When the pin is pulled low, the input at $D_{7}-D_{0}$ will be transferred to the command register. For detailed relationship with other MCU interface signals, please refer to the Timing Characteristics Diagrams.

## R/ $\overline{\mathbf{W}}(\overline{\mathrm{WR}}$ )

This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as Read/Write ( $\mathrm{R} / \overline{\mathrm{W}}$ ) selection input. Read mode will be carried out when this pin is pulled high and write mode when this pin is pulled low.
When 8080 interface mode is selected, this pin will be the Write ( $\overline{\mathrm{WR}})$ input. Data write operation is initiated when this pin is pulled low and the chip is selected.

## $\mathrm{E}(\overline{\mathrm{RD}})$

This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/ write operation is initiated when this pin is pulled high and the chip is selected.
When 8080 interface mode is selected, this pin receives the Read ( $\overline{R D}$ ) signal. Data read operation is initiated when this pin is pulled low and the chip is selected.

## $\mathrm{D}_{7}-\mathrm{D}_{0}$

These pins are the 8 -bit bi-directional data bus in parallel interface mode. $D_{7}$ is the MSB while $D_{0}$ is the LSB. When serial mode is selected, $D_{7}$ is the serial data input (SDA) and $D_{6}$ is the serial clock input (SCK).
$V_{D D}$
These pins are the Chip's Power Supply pins. These pins are also act as the reference for the DC-DC Converter output and the LCD driving voltages.
$V_{\text {ss }}$
These pins are the grounding of the chip. They are also act as the reference for the logic pins.

## $V_{\text {ss1 }}$

These pins are the inputs for internal DC-DC converter. The voltage of generated, $\mathrm{V}_{\mathrm{EE}}$, equals to the multiple factors times the potential different between these pins, $\mathrm{V}_{\mathrm{SS} 1}$, and $\mathrm{V}_{\mathrm{DD}}$. The multiple factors, 2 X , $3 \mathrm{X}, 4 \mathrm{X}$ or 5 X are selected by different connections of the external capacitors. All voltage levels are referenced to $\mathrm{V}_{\mathrm{DD}}$.
Note: the potential of $\mathrm{Vss}_{1}$ at this input pin must lower than or equal to $\mathrm{V}_{\mathrm{ss}}$.

## $V_{\text {EE }}$

This is the most negative voltage supply pin of the chip. It can be supplied externally or generated by the internal DC-DC converter. The internal DC-DC converter is turned on when the internal voltage booster option is enabled. Please refer to the Set Power Control Register command for detail description.
When using internal DC-DC converter as voltage generator, voltage at this pin is used for internal referencing only. It CANNOT be used for driving external circuitry.

## $\mathrm{C}_{1 \mathrm{P}}, \mathrm{C}_{1 \mathrm{~N}}, \mathrm{C}_{2 \mathrm{~N}}, \mathrm{C}_{2 \mathrm{P}} \mathrm{C}_{3 \mathrm{~N}}$ and $\mathrm{C}_{4 \mathrm{~N}}$

When internal DC-DC voltage converter is used, external capacitor(s) is/are connected between these pins. Different connections result in different DC-DC converter multiple factors, for example, $2 \mathrm{X}, 3 \mathrm{X}, 4 \mathrm{X}$ or 5 X . For detailed connections, please refer to the voltage converter section in the functional block description.

## $\mathbf{V}_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}, \mathrm{~V}_{\mathrm{L} 4}$ and $\mathrm{V}_{\mathrm{L} 5}$

These pins are outputs with voltage levels equal to the LCD driving voltage. All these voltage levels are referenced to $V_{D D}$. The voltage levels can be supplied externally or generated by the internal bias divider. The bias divider is turned on when the output op-amp buffers are enabled. Please refer to the Set Power Control Register command for detail description.
The voltage potential relationship of these pins are given as:
$V_{D D}>V_{L 2}>V_{L 3}>V_{L 4}>V_{L 5}>V_{L 6}$
In addition, assume the bias factor is known as a,
VL2 - VDD = 1/a * (VL6 - VDD)
VL3 - VDD $=2 / \mathrm{a}$ * (VL6 - VDD)
VL4 - VDD = (a-2)/a * (VL6 - VDD)
VL5 - VDD = (a-1)/a * (VL6 - VDD)
$\mathbf{V}_{\text {L6 }}$
This pin outputs the most negative LCD driving voltage level. The $\mathrm{V}_{\mathrm{L6}}$ can be supplied externally or generated by the internal regulator. Please refer to the Set Power Control Register command for detail description.

## M/s

This pin is the master/slave mode selection input. When this pin is pulled high, master mode is selected. CL, M, MSTAT and DOF signals will be the output pins for slave devices.
When this pin is pulled low, slave mode is selected. CL, M, DOF are input pins getting signal from master device. The state of MSTAT will be high impedance.

## $V_{F}$

This pin is the input of the built-in voltage regulator for generating $V_{\mathrm{L} 6}$. When external resistor network is selected (IRS pulled low) to generate the LCD driving level, $\mathrm{V}_{\mathrm{L} 6}$, two external resistors should be added. $R_{1}$ should be connected between $V_{D D}$ and $V_{F}$. $R_{2}$ should be connected between $V_{F}$ and $V_{L 6}$.

## CLS

This pin is the internal clock enable pin. When this pin is pulled high, internal clock is enabled.
The internal clock will be disabled when CLS is pulled low. Under such circumstances, an external clock source must be fed into the CL pin.

## C68/80

This pin is the MCU parallel interface selection input. When the pin is pulled high, 6800 series interface is selected. When the pin is pulled low, 8080 series interface is selected.
If Serial Interface is selected ( $\mathrm{P} / \overline{\mathrm{S}}$ pulled low), the setting of this pin is ignored. The $\mathrm{C} 68 / \overline{80}$ pin must be connected to a known logic state (either high or low).

## P/ $\overline{\mathbf{S}}$

This pin is the serial/parallel interface selection input. When this pin is pulled high, parallel interface mode is selected. When this pin is pulled low, serial interface will be selected.
Note1: For serial mode, D0, D1, D2, D3, D4, D5, R/ $\bar{W}(\overline{W R}), E /(\overline{R D})$ are recommended to connect to Vss.
Note2: Read back operation is only available in parallel mode.

## C1, C0

These pins are the Chip Mode Selection input. The chip mode is determined by multiplex ratio. Altogether there are four chip modes. Please see the following list for reference.

| C1 | C0 | Chip Mode |
| :--- | :--- | :--- |
| 0 | 0 | 48 MUX Mode |
| 0 | 1 | 54 MUX Mode |
| 1 | 0 | 32 MUX Mode |
| 1 | 1 | 64 MUX Mode |

## IRS

This is the input pin to enable the internal resistors network for the voltage regulator. When this pin is pulled high, the internal feedback resistors of the internal regulator for generating $\mathrm{V}_{\mathrm{L} 6}$ will be enabled. When it is pulled low, external resistors, $R_{1}$ should be connected to $V_{D D}$ and $V_{F}$. $R_{2}$ should be connected between $\mathrm{V}_{\mathrm{F}}$ and $\mathrm{V}_{\mathrm{L} 6}$, respectively.

## $\overline{\mathbf{S P I}}$

This is the input pin to enable the circuitry for providing serial interface. This pin must be connected to low at any circumstances. When the $\overline{\text { SPI }}$ pin and the $\mathrm{P} / \overline{\mathrm{S}}$, selection input are both pulled low, the serial interface is enabled. When the $\overline{\mathrm{SPI}}$ pin is pulled low and the $P / \overline{\mathrm{S}}$ selection input is pulled high, the parallel interface is enabled.

NC/TESTO - TEST2/TO - T2
These are the No Connection pins. These pins should be left open individually.
Remarks: These pins should not be connected together.

## ROW0 - ROW63

These pins provide the Common driving signals to the LCD panel. Please refer to the Table 3 on Page 11 for the COM signal mapping.

## SEG0 - SEG103

These pins provide the LCD segment driving signals. The output voltage level of these pins is $V_{D D}$ during sleep mode or standby mode.

## ICONS

There are two ICONS pins (pin137 and 275) on the chip. Both pins output exactly the same signal. The reason for duplicating these pins is to enhance the flexibility of the LCD layout.

Table 3 - Example of ROW pin assignment for programmable MUX of SSD1818A

|  | 48 MUX Mode | 54 MUX Mode | 32 MUX Mode | 64 MUX Mode |
| :---: | :---: | :---: | :---: | :---: |
| ROW0 | NC | NC | NC | COM0 |
| ROW1 | NC | NC | NC | COM1 |
| ROW2 | NC | NC | NC | COM2 |
| ROW3 | NC | NC | NC | COM3 |
| ROW4 | NC | NC | NC | COM4 |
| ROW5 | NC | COM0 | NC | COM5 |
| ROW6 | NC | COM1 | NC | COM6 |
| ROW7 | NC | COM2 | NC | COM7 |
| ROW8 | COM0 | COM3 | NC | COM8 |
| ROW9 | COM1 | COM4 | NC | COM9 |
| ROW10 | COM2 | COM5 | NC | COM10 |
| ROW11 | COM3 | COM6 | NC | COM11 |
| ROW12 | COM4 | COM7 | NC | COM12 |
| ROW13 | COM5 | COM8 | NC | COM13 |
| ROW14 | COM6 | COM9 | NC | COM14 |
| ROW15 | COM7 | COM10 | NC | COM15 |
| ROW16 | COM8 | COM11 | COM0 | COM16 |
| ROW17 | COM9 | COM12 | COM1 | COM17 |
| ROW18 | COM10 | COM13 | COM2 | COM18 |
| ROW19 | COM11 | COM14 | COM3 | COM19 |
| ROW20 | COM12 | COM15 | COM4 | COM20 |
| ROW21 | COM13 | COM16 | COM5 | COM21 |
| ROW22 | COM14 | COM17 | COM6 | COM22 |
| ROW23 | COM15 | COM18 | COM7 | COM23 |
| ROW24 | COM16 | COM19 | COM8 | COM24 |
| ROW25 | COM17 | COM20 | COM9 | COM25 |
| ROW26 | COM18 | COM21 | COM10 | COM26 |
| ROW27 | COM19 | COM22 | COM11 | COM27 |
| ROW28 | COM20 | COM23 | COM12 | COM28 |
| ROW29 | COM21 | COM24 | COM13 | COM29 |
| ROW30 | COM22 | COM25 | COM14 | COM30 |
| ROW31 | COM23 | COM26 | COM15 | COM31 |
| ROW32 | COM24 | COM27 | COM16 | COM32 |
| ROW33 | COM25 | COM28 | COM17 | COM33 |
| ROW34 | COM26 | COM29 | COM18 | COM34 |
| ROW35 | COM27 | COM30 | COM19 | COM35 |
| ROW36 | COM28 | COM31 | COM20 | COM36 |
| ROW37 | COM29 | COM32 | COM21 | COM37 |
| ROW38 | COM30 | COM33 | COM22 | COM38 |
| ROW39 | COM31 | COM34 | COM23 | COM39 |
| ROW40 | COM32 | COM35 | COM24 | COM40 |
| ROW41 | COM33 | COM36 | COM25 | COM41 |
| ROW42 | COM34 | COM37 | COM26 | COM42 |
| ROW43 | COM35 | COM38 | COM27 | COM43 |
| ROW44 | COM36 | COM39 | COM28 | COM44 |
| ROW45 | COM37 | COM40 | COM29 | COM45 |
| ROW46 | COM38 | COM41 | COM30 | COM46 |
| ROW47 | COM39 | COM42 | COM31 | COM47 |
| ROW48 | COM40 | COM43 | NC | COM48 |
| ROW49 | COM41 | COM44 | NC | COM49 |
| ROW50 | COM42 | COM45 | NC | COM50 |
| ROW51 | COM43 | COM46 | NC | COM51 |
| ROW52 | COM44 | COM47 | NC | COM52 |
| ROW53 | COM45 | COM48 | NC | COM53 |
| ROW54 | COM46 | COM49 | NC | COM54 |
| ROW55 | COM47 | COM50 | NC | COM55 |
| ROW56 | NC | COM51 | NC | COM56 |
| ROW57 | NC | COM52 | NC | COM57 |
| ROW58 | NC | COM53 | NC | COM58 |
| ROW59 | NC | NC | NC | COM59 |
| ROW60 | NC | NC | NC | COM60 |
| ROW61 | NC | NC | NC | COM61 |
| ROW62 | NC | NC | NC | COM62 |
| ROW63 | NC | NC | NC | COM63 |

Note: NC - Row pin will output non-selected COM signal

## 7. FUNCTIONAL BLOCK DESCRIPTIONS

## Command Decoder and Command Interface

This module determines whether the input signal is interpreted as data or command. Input is directed to this module based on the input of the $\mathrm{D} / \overline{\mathrm{C}}$ pin.
If the $\mathrm{D} / \overline{\mathrm{C}}$ pin is high, input is written to Graphic Display Data RAM (GDDRAM). If it is low, the input at $D_{7}-D_{0}$ is interpreted as a Command. It will be decoded and written to the corresponding command register.

## MPU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins $\left(D_{7}-D_{0}\right), R / \bar{W}(\overline{W R}), D / \bar{C}, E /(\overline{R D}), \overline{C S 1}$ and CS2.

## Read cycle

$R / \bar{W}(\overline{W R})$ input high indicates a read operation from the Graphic Display Data RAM (GDDRAM) or the status register. In order to match the operating frequency of the GDDRAM with that of the MCU, pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 3.


Figure 3 - Display Data Read Back Procedure - Insertion of Dummy Read

## Write cycle

$\mathrm{R} / \overline{\mathrm{W}}(\overline{\mathrm{WR}})$ input Low indicates a write operation to Display Data RAM or Internal Command Registers depending on the $\mathrm{d} / \overline{\mathrm{C}}$ input. The $\mathrm{E}(\mathrm{RD}$ ) input serves as data latch signal (clock) when high, provided that $\overline{\mathrm{CS}}$ is pulled low and the CS2 is pulled high respectively.
Please refer to Figure 9 on Page 38 for Parallel Interface Timing Diagram of 6800-series microprocessors.

## MPU Parallel 8080-series interface

The parallel interface consists of 8 bi-directional data pins $\left(D_{7}-D_{0}\right), E /(\overline{R D}), R / \bar{W}(\overline{W R}), D / \bar{C}, \overline{C S 1}$ and CS2.

## Read cycle

$E(\overline{R D})$ input serves as data read latch signal (clock) when low, provided that $\overline{C S 1}$ is pulled low and the CS2 is pulled high respectively. The D/ $\bar{C}$ signal determines whether the receiving signal is a display data read or a status register read signal. Similar to 6800-series interface, a dummy read is also required before the first actual display data read.

## Write cycle

$\mathrm{R} / \overline{\mathrm{W}}(\overline{\mathrm{WR}})$ input serves as data write latch signal (clock) when high, provided that $\overline{\mathrm{CS} 1}$ and CS2 are low and high respectively. The $D_{/} \bar{C}$ signal determines whether the receiving signal is a display data write or a command register write signal.
Please refer to Figure 10 on Page 39 for Parallel Interface Timing Diagram of 8080-series microprocessor.

## MPU Serial interface

The serial interface consists of serial clock SCK $\left(D_{6}\right)$, serial data SDA $\left(D_{7}\right), D_{/} \bar{C}, \overline{C S 1}$ and CS2. Input to SDA is shifted into a 8 -bit shift register on every rising edge of SCK in the order of $D_{7}, D_{6}, \ldots D_{0}$. $D_{/} \bar{C}$ is sampled on every eighth clock to determine whether the data byte in the shift register is written to the Display Data RAM or command register at the same clock.

## Oscillator Circuit

This module is an On-Chip low power RC oscillator circuitry (Figure 4). The oscillator generates the clock for the DC-DC voltage converter. This clock is also used in the Display Timing Generator.


Figure 4-Oscillator

## LCD Driving Voltage Generator and Regulator

This module generates the LCD voltage required for display driving output. With reference to $V_{D D}$, it takes a single supply input, $\mathrm{V}_{\text {SS }}$, and generates necessary voltage levels. This block consists of:

## 1. $2 \mathrm{X}, 3 \mathrm{X}, 4 \mathrm{X}$ and 5 X DC-DC voltage converter

The built-in DC-DC voltage converter is used to generate the negative voltage with reference to VDD from the voltage input (VSS1). For SSD1818A, it is possible to produce $2 \mathrm{X}, 3 \mathrm{X}, 4 \mathrm{X}$ or 5 X boosting from the potential different between $\mathrm{V}_{\mathrm{SS} 1}-\mathrm{V}_{\mathrm{DD}}$. Detailed configurations of the DC-DC converter for different boosting multiples are given in Figure 5.

## SSD1818A



SSD1818A


## SSD1818A



3X Boosting Configuration
SSD1818A


Remarks:

1. $\mathrm{C} 1=0.47-4.7 \mathrm{uF}$
2. Boosting input from $\mathrm{V}_{\mathrm{SS} 1}$
3. $\mathrm{V}_{\mathrm{SS} 1}$ should be lower potential than or equal to $\mathrm{V}_{\mathrm{SS}}$
4. All voltages are referenced to $V_{D D}$

Figure 5 - DC-DC Converter Configurations
2. Voltage Regulator (Voltages referenced to $\mathrm{V}_{\mathrm{DD}}$ )

Internal (IRS pin = H) feedback gain can control the LCD driving contrast curves.
If internal resistor network is enabled, eight settings can be selected through software command. If external control is selected, external resistors are connected between $V_{D D}$ and $V_{F}(R 1)$, and between $V_{F}$ and $\mathrm{V}_{\mathrm{L} 6}(\mathrm{R} 2)$.
3. Contrast Control (Voltage referenced to $\mathrm{V}_{\mathrm{DD}}$ )

Software control of the 64-contrast voltage levels at each voltage regulator feedback gain. The equation of calculating the LCD driving voltage is given as:
$V_{L 6}-V_{D D}=$ Gain * $\left[1+\frac{(18+\alpha)}{81}\right] V_{\text {ref }}$ $\alpha$ stands for the contrast set (0 to 63)

Gain $=(1+R b / R a)$, the reference value is shown in table 5 .

| Register ratio <br> D2 |  | D1 | D0 |
| :---: | :---: | :---: | :---: | | Thermal Gradient |
| :---: |
| $=-0.07 \% /{ }^{\circ} \mathrm{C}$ |$|$| 0 | 0 | 0 | 2.92 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 3.40 |
| 0 | 1 | 0 | 3.89 |
| 0 | 1 | 1 | 4.37 |
| 1 | 0 | 0 | 4.85 |
| 1 | 0 | 1 | 5.23 |
| 1 | 1 | 0 | 5.72 |
| 1 | 1 | 1 | 6.19 |

Gain value at different register ratio and thermal gradient settings
$\mathrm{V}_{\text {ref }}$ is a fixed IC-internal voltage supply and its voltage at room temperature $\left(25^{\circ} \mathrm{C}\right)$ is shown in Table 6 for reference.

| Type | Thermal <br> Gradient | $\mathrm{V}_{\text {ref }}$ |
| :---: | :---: | :---: |
| TC 0 | $-0.07 \% /{ }^{\circ} \mathrm{C}$ | -1.090 V |
| TC 2 | $-0.13 \% /{ }^{\circ} \mathrm{C}$ | -1.089 V |
| TC 4 | $-0.26 \% /{ }^{\circ} \mathrm{C}$ | -1.065 V |
| TC 7 | $-0.29 \% /{ }^{\circ} \mathrm{C}$ | -1.071 V |
| External resistor <br> gain mode [Gain <br> 5.00] @ TC0 | $-0.07 \% /{ }^{\circ} \mathrm{C}$ | -1.090 V |

$\mathrm{V}_{\text {ref }}$ values at different thermal gradient settings
The voltage regulator output for different gain/contrast settings is shown in Figure 6.

Contrast Curve of SSD1818A


Figure 6- Voltage Regulator Output for different Gain/Contrast Settings

## 4. Bias Ratio Selection circuitry

The bias ratios can be software selected from 1/4, 1/5, 1/6, 1/7, $1 / 8$ and $1 / 9$.
Since there will be slightly different in command pattern for different MUX, please refer to Command Descriptions section of this data sheet. If the output op-amp buffer option in Set Power Control Register command is enabled, this circuit block will divide the regulator output ( $\mathrm{V}_{\mathrm{L6}}$ ) to give the LCD driving levels $\left(\mathrm{V}_{\mathrm{L} 2} \sim \mathrm{~V}_{\mathrm{L} 5}\right)$. A low power consumption circuit design in this bias divider saves most of the display current comparing to the traditional design. Stabilizing Capacitors ( $0.1 \mathrm{uF} \sim 0.47 \mathrm{uF}$ ) are required to be connected between these voltage level pins $\left(\mathrm{V}_{\mathrm{L} 2} \sim \mathrm{~V}_{\mathrm{L} 5}\right)$ and $\left(\mathrm{V}_{\mathrm{DD}}\right)$. If the LCD panel loading is heavy, four additional resistors are suggested to add to the application circuit as follows:

5. Self adjust temperature compensation circuitry

This block provides 4 different compensation settings to satisfy various liquid crystal temperature grades by software control. Default temperature coefficient (TC) setting is TC0.

## Graphic Display Data RAM (GDDRAM)

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is $104 \times 65=6760$ bits. Table 4 on Page 20 is a description of the GDDRAM address map.
For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software.
For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display. Table 4 on Page 20 shows the case in which the display start line register is set to 38 h .
For those GDDRAM out of the display common range, they could still be accessed, for either preparation of vertical scrolling data or even for the system usage.

RAM

| RAM | Normal | 00 h | 01 h | 02 h | 03 h | $\cdots \cdots$ | 64 h | 65 h | 66 h | 67 h |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Column | Remapped | 67 h | 66 h | 65 h | 64 h | $\cdots \cdots$ | 03 h | 02 h | 01 h |

00 h
01 h

| 00 h |  |
| :---: | :---: |
| 01 h |  |
| 02 h |  |
| 03 h |  |
| 04 h | P |

h

| 06 h |  |
| :---: | :---: |
| h |  |
| h |  |

An Page 1 h Fh | 12 h |  |
| :--- | :--- |
|  |  |
|  |  |



Remarks : DB0 - DB7 represent the data bit of the GDDRAM

Table 4 - Graphic Display Data RAM (GDDRAM) Address Map with Display Start Line set to $\mathbf{3 8 h}$

## Reset Circuit

This block includes Power On Reset (POR) circuitry and the hardware reset pin, RES. The POR and Hardware reset performs the same reset function. Once $\overline{R E S}$ receives a reset pulse, all internal circuitry will start to initialize. Minimum pulse width the reset sequence is $5-10$ us. Status of the chip after reset is given by:
Display is turned OFF
Default Display Mode: $104 \times 64+1$ Icon Line
Normal segment and display data column address mapping (Seg0 mapped to Row address 00h)
Read-modify-write mode is OFF
Power control register is set to 000b
Shift register data clear in serial interface
Bias ratio is set to default: $1 / 9$
Static indicator is turned OFF
Display start line is set to GDDRAM column 0
Column address counter is set to 00h
Page address is set to 0
Normal scan direction of the COM outputs
Contrast control register is set to 20 h
Test mode is turned OFF
Temperature Coefficient is set to TC0
Note: Please find more explanation in the Applications Note attached at the back of the specification.

## Display Data Latch

This block is a series of latches carrying the display signal information. These latches hold the data, which will be fed to the HV Buffer Cell and Level Selector to output the required voltage level.
64 MUX: $104+65=169$

## HV Buffer Cell (Level Shifter)

HV Buffer Cell works as a level shifter, which translates the low voltage output signal to the required driving voltage. The output is shifted out with reference an internal FRM clock that comes from the Display Timing Generator. The level selector, which is synchronized with the internal M signal, gives the voltage levels.

## Level Selector

Level Selector is a control of the display synchronization. Display voltage levels can be separated into two sets and used with different cycles. Synchronization is important since it selects the required LCD voltage level to the HV Buffer Cell, which in turn outputs the COM or SEG LCD waveform.

## LCD Panel Driving Waveform

Figure 7 is an example of how the Common and Segment drivers may be connected to a LCD panel. The waveforms illustrate the desired multiplex scheme.

## TIME SLOT





M


* Note $1: \mathrm{N}+1$ is the number of multiplex ratio including Icon.

Figure 7 - LCD Driving Waveform for Displaying "0"

## 8. COMMAND TABLE

Table 5 - Write Command Table ( $D / \bar{C}=0, R / \bar{W}(\overline{\mathrm{WR}})=0, E(\overline{R D})=1)$

| D/C | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 00-0F | 0 | 0 | 0 | 0 | $\mathrm{X}_{3}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ | X 0 | Set Lower Column Address | Set the lower nibble of the column address register using $X_{3} X_{2} X_{1} X_{0}$ as data bits. The lower nibble of column address is reset to 0000b after POR. |
| 0 | 10-1F | 0 | 0 | 0 | 1 | $\mathrm{X}_{3}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{0}$ | Set Higher Column Address | Set the higher nibble of the column address register using $X_{3} X_{2} X_{1} X_{0}$ as data bits. The higher nibble of column address is reset to 0000b after POR. |
| 0 | 20-27 | 0 | 0 | 1 | 0 | 0 | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{0}$ | Set Internal Gain Resistor Ratio | Feedback gain of the internal regulated DC-DC converter for generating VOUT increases as $\mathrm{X}_{2} \mathrm{X}_{1} X_{0}$ increased from 000b to 111b. After POR, $X_{2} X_{1} X_{0}=100 b$. |
| 0 | 28-2F | 0 | 0 | 1 | 0 | 1 | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{0}$ | Set Power Control Register | $\mathrm{X}_{0}=0$ : turns off the output op-amp buffer (POR) <br> $\mathrm{X}_{0}=1$ : turns on the output op-amp buffer <br> $X_{1}=0$ : turns off the internal regulator (POR) <br> $X_{1}=1$ : turns on the internal regulator <br> $X_{2}=0$ : turns off the internal voltage booster (POR) <br> $\mathrm{X}_{2}=1$ : turns on the internal voltage booster |
| 0 | 40-7F | 0 | 1 | $\mathrm{X}_{5}$ | X | $\mathrm{X}_{3}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{0}$ | Set Display Start Line | Set GDDRAM display start line register from 0-63 using $\mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}$. <br> Display start line register is reset to 000000 after POR. |
| $\begin{aligned} & \hline \hline 0 \\ & 0 \end{aligned}$ | $\begin{gathered} 81 \\ 00-3 F \end{gathered}$ | $1$ | $0$ | $\begin{aligned} & \hline 0 \\ & X_{5} \end{aligned}$ | $\begin{gathered} 0 \\ X_{4} \end{gathered}$ | $\begin{aligned} & \hline \hline 0 \\ & X_{3} \end{aligned}$ | $\begin{gathered} 0 \\ \mathrm{X}_{2} \end{gathered}$ | $\begin{aligned} & \hline \hline 0 \\ & X_{1} \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & X_{0} \end{aligned}$ | Set Contrast Control Register | Select contrast level from 64 contrast steps. Contrast increases (VL6 decreases) as $X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}$ is increased from 000000b to 111111b. $X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}=100000 \mathrm{~b}$ after POR. |
| 0 | A0 - A1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | X 0 | Set Segment Re-map | $\mathrm{X}_{0}=0$ : column address 00 h is mapped to SEG0 (POR) $\mathrm{X}_{0}=1$ : column address 67 h is mapped to SEG0 Refer to Table 4 on page 20 for example. |
| 0 | A2-A3 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\mathrm{X}_{0}$ | Set LCD Bias | $\mathrm{X}_{0}=0$ : POR default bias <br> 48 MUX Mode: 1/8 <br> 54 MUX Mode: 1/8.4 <br> 32 MUX Mode: 1/6 <br> 64 MUX Mode: 1/9 <br> $\mathrm{X}_{0}=1$ : alternate bias <br> 48 MUX Mode: $1 / 6$ <br> 54 MUX Mode: 1/6 <br> 32 MUX Mode: 1/5 <br> 64 MUX Mode: 1/7 <br> For other bias ratio settings, see "Set 1/4 Bias Ratio" and "Set Bias Ratio" in Extended Command Set. |


| D/C | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | A4-A5 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | $\mathrm{X}_{0}$ | $\begin{aligned} & \text { Set Entire Display } \\ & \text { On/Off } \end{aligned}$ | $\mathrm{X}_{0}=0 \text { : normal display (POR) }$ $X_{0}=1 \text { : entire display on }$ |
| 0 | A6-A7 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | $\mathrm{X}_{0}$ | Set <br> Normal/Reverse Display | $\mathrm{X}_{0}=0$ : normal display (POR) <br> $\mathrm{X}_{0}=1$ : reverse display |
| 0 | AE - AF | 1 | 0 | 1 | 0 | 1 | 1 | 1 | $\mathrm{X}_{0}$ | Set Display On/Off | $\mathrm{X}_{0}=0$ : turns off LCD panel (POR) <br> $X_{0}=1$ : turns on LCD panel |
| 0 | B0-B8 | 1 | 0 | 1 | 1 | $\mathrm{X}_{3}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{0}$ | Set Page Address | Set GDDRAM Page Address (0-8) for read/write using $X_{3} X_{2} X_{1} X_{0}$ |
| 0 | C0-C8 | 1 | 1 | 0 | 0 | $\mathrm{X}_{3}$ | * | * | * | Set COM Output Scan Direction | $X_{3}=0$ : normal mode (POR) $X_{3}=1$ : remapped mode, COMO to COM [ $\mathrm{N}-1$ ] becomes COM [ $\mathrm{N}-1$ ] to COMO when Multiplex ratio is equal to N . See Table 4 on page 20 for detail mapping. |
| 0 | E0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Set Read-ModifyWrite Mode | Read-Modify-Write mode will be entered in which the column address will not be increased during display data read. After POR, Read-modify-write mode is turned OFF. |
| 0 | E2 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | Software Reset | Initialize internal status registers. |
| 0 | EE | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | Set End of Read-Modify-Write Mode | Exit Read-Modify-Write mode. RAM Column address before entering the mode will be restored. After POR, Read-modify-write mode is OFF. |
| $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{array}{\|c} \hline A C-A D \\ 00-03 \end{array}$ | $\begin{aligned} & \hline 1 \\ & * \end{aligned}$ | $0$ | $1$ | $0$ | $1$ | $1$ | $\begin{gathered} 0 \\ X_{1} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{X}_{0} \\ & \mathrm{X}_{0} \end{aligned}$ | Indicator Display Mode and Set Indicator On/Off | This second byte command is required ONLY when "Set Indicator On" command is sent. <br> $\mathrm{X}_{0}=0$ : indicator off (POR, second command byte is not required) <br> $\mathrm{X}_{0}=1$ : indicator on (second command byte required) <br> $X_{1} X_{0}=00$ : indicator off <br> $\mathrm{X}_{1} \mathrm{X}_{0}=01$ : indicator on and blinking at $\sim 1$ <br> second interval <br> $X_{1} X_{0}=10$ : indicator on and blinking at $\sim 1 / 2$ second interval <br> $X_{1} X_{0}=11$ : indicator on constantly |
| 0 | E3 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | NOP | Command result in No Operation. |
| 0 | F0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | Test Mode Reset | Reserved for IC testing. Do NOT use. |
| 0 | F0-FF | 1 | 1 | 1 | 1 | * | * | * | * | Set Test Mode | Reserved for IC testing. Do NOT use. |
| $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { AE } \\ & \text { A5 } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 0 | $\begin{aligned} & \hline 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 1 \end{aligned}$ | Set Power Save Mode | Either standby or sleep mode will be entered using compound commands. <br> Issue compound commands "Set Display Off" followed by "Set Entire Display On". |

Note: " *" stands for don't care bit

## EXTENDED COMMAND TABLE

Table 6 - Extended Command Table ( $D / \bar{C}=0, R / W(\overline{W R})=0, E=1(\overline{R D}=1)$ unless specific setting is stated)

| D/C | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \hline 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \text { A8 } \\ 00-7 F \end{gathered}$ | 1 | $\begin{aligned} & \hline \hline 0 \\ & \mathrm{X}_{6} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & x_{5} \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & X_{4} \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & x_{3} \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & X_{2} \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & X_{1} \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & \mathrm{X}_{0} \end{aligned}$ | Set Multiplex Ratio | To select multiplex ratio N from 2 to the maximum <br> multiplex ratio (POR value) for each member <br> (including icon line for 65 MUX mode). <br> Max. MUX ratio: <br> $68 \mathrm{MUX}: 68$ <br> $\mathrm{~N}=\mathrm{X}_{6} \mathrm{X}_{5} \mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2} \mathrm{X}_{1} \mathrm{X}_{0}+1+$ ICON $^{*}, \quad\left({ }^{*}\right.$ ICON exist for <br> $6454 / 32 \mathrm{MUX}$ mode) <br> e.g. $\mathrm{N}=001111 \mathrm{~b}+2=17$ |
| $\begin{aligned} & \hline \hline 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \mathrm{A} 9 \\ 00-\mathrm{FF} \end{gathered}$ | $\begin{array}{\|c\|} \hline 1 \\ x_{7} \end{array}$ | $\begin{gathered} \hline 0 \\ \mathrm{X}_{6} \end{gathered}$ | $\begin{aligned} & 1 \\ & x_{5} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & X_{4} \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & x_{3} \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & X_{2} \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & \mathrm{X}_{1} \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & X_{0} \end{aligned}$ | Set Bias Ratio $\left(\mathrm{X}_{1} \mathrm{X}_{0}\right)$ <br> Set TC Value $\left(\mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2}\right)$ <br> Modify Osc. Freq. $\left(\mathrm{X}_{7} \mathrm{X}_{6} \mathrm{X}_{5}\right)$ | For 54 MUX Mode <br> $X_{1} X_{0}=$ <br> For 48 MUX Mode <br> $X_{1} X_{0}=$ <br> For 32 MUX Mode <br> $\mathrm{X}_{1} \mathrm{X}_{0}=$ <br> OO(POR) 01 10 11 <br> $1 / 6$ or $1 / 5$ $1 / 5$ $1 / 6$ $1 / 8$ <br> $\mathrm{X}_{4} \mathrm{X}_{3} \mathrm{X}_{2}=000$ : (TCO) Typ. -0.07 <br> $X_{4} X_{3} X_{2}=010$ : (TC2) Typ. -0.13 <br> $X_{4} X_{3} X_{2}=100:(T C 4)$ Typ. -0.26 <br> $X_{4} X_{3} X_{2}=111$ : (TC7) Typ. -0.29 <br> $X_{4} X_{3} X_{2}=001,011,101,110:$ Reserved <br> Increase the value of $X_{7} X_{6} X_{5}$ will increase the oscillator frequency and vice versa. <br> Default Mode: <br> $\mathrm{X}_{7} \mathrm{X}_{6} \mathrm{X}_{5}=011$ <br> (POR for 48 MUX Mode, 54 MUX Mode) : <br> Typ. 31.5 kHz <br> $\mathrm{X}_{7} \mathrm{X}_{6} \mathrm{X}_{5}=011$ <br> (POR for 32 MUX Mode, 64 MUX Mode) : <br> Typ. 18.7 kHz <br> Remarks: By software program the multiplex ratio, the typical oscillator frequency is listed above. |


| D/C | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | AA - AB | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{X}_{0}$ | Set $1 / 4$ Bias <br> Ratio | $\mathrm{X}_{0}=0$ : use normal setting (POR) <br> $X_{0}=1$ : fixed at $1 / 4$ bias regardless of other bias setting commands |
| 0 | D0 - D1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | X 0 | Set Smart Icon Mode | Smart icon mode used for low power application. $\mathrm{X}_{0}=0$ : smart icon mode disable (POR) <br> $\mathrm{X}_{0}=1$ : smart icon mode enable |
| $\begin{aligned} & \hline \hline 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline \hline \text { D2 } \\ 00-60 \end{gathered}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | $\begin{gathered} 1 \\ X_{6} \end{gathered}$ | $\begin{gathered} 0 \\ X_{5} \end{gathered}$ | $1$ | $0$ | 0 | * | 0 | Set Phases of Smart Icon Mode | The contrast level of the smart icon is controlled by 4 phases. The more the total phases, the lower the contrast level. <br> $\mathrm{X}_{6} \mathrm{X}_{5}=00: 5$ phases <br> $\mathrm{X}_{6} \mathrm{X}_{5}=01: 7$ phases (POR) <br> $X_{6} X_{5}=10: 9$ phases <br> $X_{6} X_{5}=11: 16$ phases |
| $\begin{aligned} & \hline \hline 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline \hline \text { D4 } \\ 00-30 \end{gathered}$ | $\begin{aligned} & \hline \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & x_{5} \end{aligned}$ | $\begin{aligned} & 1 \\ & X_{4} \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & 0 \end{aligned}$ | Set Total Frame Phases of Static Icon | The On/Off of the Static Icon is given by 3 phases / 1 phase overlapping of the M and MSTAT signals. This command set total phases of the M/MSTAT signals for each frame. <br> The more the total phases, the lower the contrast level. <br> $\mathrm{X}_{5} \mathrm{X}_{4}=00: 5$ phases <br> $X_{5} X_{4}=01: 7$ phases <br> $X_{5} X_{4}=10: 9$ phases (POR) <br> $X_{5} X_{4}=11: 16$ phases |
| $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \text { D3 } \\ 00-3 F \end{gathered}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & X_{5} \end{aligned}$ | $\begin{aligned} & 1 \\ & X_{4} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & X_{3} \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & \mathrm{X}_{2} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & X_{1} \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & X_{0} \end{aligned}$ | Set Display Offset | After POR, $X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}=0$ <br> After setting MUX ratio less than default value, data will be displayed at Center of display matrix. <br> To move display towards Row 0 by L, $X_{5} X_{4} X_{3} X_{2} X_{1} X_{0}=L$ <br> To move display away from Row 0 by L , $X_{5} X_{4} X_{3} X_{2} X_{1} x_{0}=64-L$ <br> Note: <br> Max. value of $L=($ POR default MUX ratio display MUX)/2 |
| $\begin{aligned} & \hline \hline 0 \\ & 0 \end{aligned}$ | $\begin{gathered} \hline D 6 \\ 3 C-3 F \end{gathered}$ | $\begin{aligned} & \hline \hline 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & 0 \end{aligned}$ | 0 | $\begin{aligned} & \hline \hline 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & X_{1} \end{aligned}$ | $\begin{aligned} & \hline \hline 0 \\ & X_{0} \end{aligned}$ | Enable Band Gap Reference Circuit |  |
| 0 | 00 - FF | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Status Register Read | $D_{7}=0$ : indicates the driver is ready for command. <br> $D_{7}=1$ : indicates the driver is Busy. <br> $D_{6}=0$ : indicates reverse segment mapping with column address. <br> $\mathrm{D}_{6}=1$ : indicates normal segment mapping with column address. <br> $\mathrm{D}_{5}=0$ : indicates the display is ON . <br> $\mathrm{D}_{5}=1$ : indicates the display is OFF. <br> $D_{4}=0$ : initialization is completed. <br> $\mathrm{D}_{4}=1$ : initialization process is in progress after RES or software reset. <br> $D_{3} D_{2} D_{1} D_{0}=1001$ or 0011, the 4-bit is fixed to either 1001 or 0011 which could be used to identify as Solomon Systech Device. |

Note: - " * " stands for don't care bit

- Command patterns other than that given in Command Table and Extended Command Table are prohibited. Otherwise, unexpected result will occur.


## Data Read / Write

To read data from the GDDRAM, input High to $R / \bar{W}(\overline{W R})$ pin and $D / \bar{C}$ pin for 6800-series parallel mode, input Low to $E(\overline{R D})$ pin and High to $D / \bar{C}$ pin for 8080 -series parallel mode. No data read is provided in serial interface mode.
In normal data read mode, GDDRAM column address pointer will be increased by one automatically after each data read. However, no automatic increase will be performed in read-modify-write mode.

Also, a dummy read is required before first valid data is read. See Figure 3 on page 15 in Functional Block Descriptions section for detail waveform diagram.
To write data to the GDDRAM, input Low to $R / \bar{W}(\overline{W R})$ pin and High to $D / \bar{C}$ pin for both 6800-series and 8080 -series parallel mode. For serial interface mode, it is always in write mode. GDDRAM column address pointer will be increased by one automatically after each data write.
It should be noted that, after the automatic column address increment, the pointer would NOT wrap round to 0 . The pointer will exit the memory address space after accessing the last column. Therefore, the pointer should be re-initialized when progress to another page address

| $\mathrm{D} / \overline{\mathrm{C}}$ | $\mathrm{R} / \overline{\mathrm{W}}(\overline{\mathrm{WR}})$ | Action | Auto Address Increment |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Write Command | No |
| 0 | 1 | Read Status | No |
| 1 | 0 | Write Data | Yes |
| 1 | 1 | Read Data | Yes |

Table 7 - Automatic Address Increment

## 9. COMMAND DESCRIPTIONS

## Set Lower Column Address

This command specifies the lower nibble of the 8 -bit column address of the display data RAM. The column address will be increased by each data access after it is pre-set by the MCU.

## Set Higher Column Address

This command specifies the higher nibble of the 8 -bit column address of the display data RAM. The column address will be increased by each data access after it is pre-set by the MCU.

## Set Internal Regulator Resistors Ratio

This command is to enable any one of the eight internal resistor sets for different regulator gain when using internal regulator resistor network (IRS pin pulled high). In other words, this command is used to select which contrast curve from the eight possible selections. Please refer to Functional Block Descriptions section for detail calculation of the LCD driving voltage.

## Set Power Control Register

This command turns on/off the various power circuits associated with the chip. There are three related power sub-circuits could be turned on/off by this command.
Internal voltage booster is used to generate the negative voltage supply ( $\mathrm{V}_{\mathrm{EE}}$ ) from the voltage input $\left(\mathrm{V}_{\mathrm{SS} 1}\right.$ - $V_{D D}$ ). An external negative power supply is required if this option is turned off.

Internal regulator is used to generate the LCD driving voltage, $\mathrm{V}_{\mathrm{L} 6}$, from the negative power supply, $\mathrm{V}_{\mathrm{EE}}$. Output op-amp buffer is the internal divider for dividing the different voltage levels ( $\mathrm{V}_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}, \mathrm{~V}_{\mathrm{L} 4}, \mathrm{~V}_{\mathrm{L} 5}$ ) from the internal regulator output, $\mathrm{V}_{\mathrm{L} 6}$. External voltage sources should be fed into this driver if this circuit is turned off.

## Set Display Start Line

This command is to set Display Start Line register to determine starting address of display RAM to be displayed by selecting a value from 0 to 63 . With value equals to $0, D 0$ of Page 0 is mapped to COM0. With value equals to 1, D1 of Page0 is mapped to COM0 and so on. Display start line values of 0 to 63 are assigned to Page 0 to 7 .
Please refer to Table 4 on Page 20 as an example for display start line set to 56 (38h).

## Set Contrast Control Register

This command adjusts the contrast of the LCD panel by changing the LCD driving voltage, $V_{L 6}$, provided by the On-Chip power circuits. $\mathrm{V}_{\mathrm{L6}}$ is set with 64 steps (6-bit) in the contrast control register by a set of compound commands. See Figure 8 for the contrast control flow.


Figure 8 - Contrast Control Flow Set Segment Re-map

This command changes the mapping between the display data column addresses and segment drivers. It allows flexibility in mechanical layout of LCD glass design. Please refer to Table 4 on Page 20 for example.

## Set LCD Bias

This command is used to select a suitable bias ratio required for driving the particular LCD panel in use.
The selectable values of this command for 64 MUX are $1 / 9$ or $1 / 7$, for 54 MUX are $1 / 8.4$ or $1 / 6$, for 48 MUX are $1 / 8$ or $1 / 6$, for 32 MUX are $1 / 6$ or $1 / 5$. For other bias ratio settings, extended commands should be used.

## Set Entire Display On/Off

This command forces the entire display, including the icon row, to be illuminated regardless of the contents of the GDDRAM. In addition, this command has higher priority than the normal/reverse display. This command is used together with "Set Display ON/OFF" command to form a compound command for entering power save mode. See "Set Power Save Mode" later in this section.

## Set Normal/Reverse Display

This command turns the display to be either normal or reverse. In normal display, a RAM data of 1 indicates an illumination on the corresponding pixel, while in reverse display, a RAM data of 0 will turn on the pixel. It should be noted that the icon line will not affect, that is not reverse by this command.

## Set Display On/Off

This command is used to turn the display on or off. When display off is issued with entire display is on, power save mode will be entered. See "Set Power Save Mode" later in this section for details.

## Set Page Address

This command enters the page address from 0 to 8 to the RAM page register for read/write operations. Please refer to Table 4 on Page 20 for detail mapping.

## Set COM Output Scan Direction

This command sets the scan direction of the COM output allowing layout flexibility in LCD module assembly. See Table 4 on Page 20 for the relationship between turning on or off of this feature.
In addition, the display will have immediate effect once this command is issued. That is, if this command is sent during normal display, the graphic display will have vertical flipping effect.

## Set Read-Modify-Write Mode

This command puts the chip in read-modify-write mode in which:

1. column address is saved before entering the mode
2. column address is increased only after display data write but not after display data read.

This Read-Modify-Write mode is used to save the MCU's loading when a very portion of display area is being updated frequently.
As reading the data will not change the column address, it could be get back from the chip and do some operation in the MCU. Then the updated data could be writing back to the GDDRAM with automatic address increment.
After updating the area, "Set End of Read-Modify-Write Mode" is sent to restore the column address and ready for next update sequence.

## Software Reset

Issuing this command causes some of the chip's internal status registers to be initialized:
Read-Modify-Write mode is off
Static indicator is turned OFF

Display start line register is cleared to 0
Column address counter is cleared to 0
Page address is cleared to 0
Normal scan direction of the COM outputs
Internal regulator resistors Ratio is set to 4
Contrast control register is set to 20 h

## Set End of Read-Modify-Write Mode

This command relieves the chip from read-modify-write mode. The column address before entering read-modify-write mode will be restored no matter how much modification during the read-modify-write mode.

## Set Indicator On/Off

This command turns on or off the static indicator driven by the M and MSTAT pins.
When the "Set Indicator On" command is sent, the second command byte "Indicator Display Mode" must be followed. However, the "Set Indicator Off" command is a single byte command and no second byte command is required.
The status of static indicator also controls whether standby mode or sleep mode will be entered, after issuing the power save compound command. See "Set Power Save Mode" later in this section.

## NOP

A command causing the chip takes No Operation.

## Set Test Mode

This command forces the driver chip into its test mode for internal testing of the chip. Under normal operation, users should NOT use this command.

## Set Power Save Mode

Entering Standby or Sleep Mode should be done by using a compound command composed of "Set Display ON/OFF" and "Set Entire Display ON/OFF" commands. When "Set Entire Display ON" is issued when display is OFF, either Standby Mode or Sleep Mode will be entered.
The status of the Static Indicator will determine which power save mode is entered. If static indicator is off, the Sleep Mode will be entered:
Internal oscillator and LCD power supply circuits are stopped
Segment and Common drivers output $V_{D D}$ level
The display data and operation mode before sleep are held
Internal display RAM can still be accessed
If the static indicator is on, the chip enters Standby Mode, which is similar to sleep mode except addition with:
Internal oscillator is on
Static drive system is on
Please also be noted that during Standby Mode, if the software-reset command is issued, Sleep Mode will be entered. Both power-save modes can be exited by the issue of a new software command or by pulling Low at hardware pin $\overline{\mathrm{RES}}$.

## Status register Read

This command is issued by pulling $d / \bar{C}$ Low during a data read (refer to Figure 9 on Page 38 and Figure 10 on Page 39 for parallel interface waveforms). It allows the MCU to monitor the internal status of the chip.
No status read is provided for serial mode.

## EXTENDED COMMANDS

These commands are used, in addition to basic commands, to trigger the enhanced features designed for the chip.

## Set Multiplex Ratio

This command switches default multiplex ratio to any multiplex mode from 2 to the maximum multiplex ratio (POR value), including the icon line. Max. MUX ratio: 65
The chip pins ROWO-ROW63 will be switched to corresponding COM signal output, see Table 8 on Page 33 for examples of 18 multiplex (including icon line) settings with and without 7 lines display offset for different MUX.
It should be noted that after changing the display multiplex ratio, the bias ratio might also need to be adjusted to make display contrast consistent.

## Set Bias Ratio

Except the $1 / 4$ bias, all other available bias ratios could be selected using this command plus the "Set LCD Bias" command.
For detail setting values and POR default, please refer to the extended command table, Table 6 on Page 25.

## Set Temperature Coefficient (TC) Value

One out of 4 different temperature coefficient settings is selected by this command in order to match various liquid crystal temperature grades. Please refer to the extended command table, Table 6 on Page 25 , for detailed TC values.

## Modify Oscillator Frequency

The oscillator frequency can be fine tuned by applying this command. Since the oscillator frequency will be affected by some other factors, this command is not recommended for general usage. Please contact SOLOMON Systech Limited application engineers for more detail explanation on this command.

## Set 1/4 Bias Ratio

This command sets the bias ratio directly to $1 / 4$. This bias ratio is especially designed for use in under 12 MUX display.
In order to restore to other bias ratio, this command must be executed, with LSB=0, before the "Set Multiplex ratio" or "Set LCD Bias" command is sent.

## Set Smart Icon Mode

The smart icon mode is designed for the low power application. This command is used to enable the smart icon mode.

## Set Phases of Smart Icon Mode

The contrast level of the smart icon is controlled by 4 phases. The more the total phases, the shorter overlap time and thus the lower effective driving voltage. As a result, the contrast level of the smart icon will be lower.
Change of this smart icon mode phases will not affect the total frame phases of the static icon. They are independent commands.

## Set Total Frame Phases of Static Icon

The total number of phases for one display frame is set by this command.
The overlapping of the M and MSTAT signals generates the Static Icon. These two pins output either $\mathrm{V}_{\text {ss }}$ or $V_{D D}$ at same frequency but with phase different.

To turn on the Static Icon, 3 phases overlapping is applied to these signals, while 1 phase overlapping is given to the off status.
The more the total frame phases, the shorter overlap time and thus the lower effective driving voltage. As a result, the contrast level of the static icon will be lower.

## Set Display Offset

This command should be sent ONLY when the multiplex ratio is set less than the default value.
When a lesser multiplex ratio is set, the display will be mapped in the middle (y-direction) of the LCD, see the no offset columns on Table 8 on Page 33. Use this command could move the display vertically within the 64 commons.
To make the Reduced-MUX Com 0 (Com 0 after reducing the multiplex ratio) towards the Row 0 direction for $L$ lines, the 6-bit data in second command should be given by L. An example for 21 lines moving towards to Com0 direction is given on Table 8 on Page 33.
To move in the other direction by $L$ lines, the 6 -bit data should be given by 64-L.
Please note that the display is confined within the default multiplex value. That is the half of the default value minus the reduced-multiplex ratio gives the maximum value of L. For an odd display MUX after reduction, moving away from Row 0 direction will has 1 more step.

## Enable Band Gap Reference Circuit

This command enables or disables the band gap reference circuit. There are four selections on the band gap clock period. We recommended setting the band gap clock period to 200 ms in normal operation.

|  | 48 MUX Mode |  | 54 MUX Mode |  | 32 MUX Mode |  | 64 MUX Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | No Offset | 7 lines Offset | No Offset | 7 lines Offset | No Offset | 7 lines Offset | No Offset | 7 lines Offset |
| ROW0 | NC | NC | NC | NC | NC | NC | X | X |
| ROW1 | NC | NC | NC | NC | NC | NC | X | X |
| ROW2 | NC | NC | NC | NC | NC | NC | X | COM0 |
| ROW3 | NC | NC | NC | NC | NC | NC | X | COM1 |
| ROW4 | NC | NC | NC | NC | NC | NC | X | COM2 |
| ROW5 | NC | NC | X | COM3 | NC | NC | X | COM3 |
| ROW6 | NC | NC | X | COM4 | NC | NC | X | COM4 |
| ROW7 | NC | NC | X | COM5 | NC | NC | X | COM5 |
| ROW8 | X | COM6 | X | COM6 | NC | NC | X | COM6 |
| ROW9 | X | COM7 | X | COM7 | NC | NC | X | COM7 |
| ROW10 | X | COM8 | X | COM8 | NC | NC | X | COM8 |
| ROW11 | X | COM9 | X | COM9 | NC | NC | X | COM9 |
| ROW12 | X | COM10 | X | COM10 | NC | NC | X | COM10 |
| ROW13 | X | COM11 | X | COM11 | NC | NC | X | COM11 |
| ROW14 | X | COM12 | X | COM12 | NC | NC | X | COM12 |
| ROW15 | X | COM13 | X | COM13 | NC | NC | X | COM13 |
| ROW16 | X | COM14 | X | COM14 | X | COM14 | X | COM14 |
| ROW17 | X | COM15 | X | COM15 | X | COM15 | X | COM15 |
| ROW18 | X | COM16 | X | COM16 | X | COM16 | X | COM16 |
| ROW19 | X | X | X | X | X | X | X | X |
| ROW20 | X | X | X | X | X | X | X | X |
| ROW21 | X | X | X | X | X | X | X | X |
| ROW22 | X | X | X | X | X | X | X | X |
| ROW23 | COM0 | X | COM0 | X | COMO | X | COMO | X |
| ROW24 | COM1 | X | COM1 | X | COM1 | X | COM1 | X |
| ROW25 | COM2 | X | COM2 | X | COM2 | X | COM2 | X |
| ROW26 | COM3 | X | COM3 | X | COM3 | X | COM3 | X |
| ROW27 | COM4 | X | COM4 | X | COM4 | X | COM4 | X |
| ROW28 | COM5 | X | COM5 | X | COM5 | X | COM5 | X |
| ROW29 | COM6 | X | COM6 | X | COM6 | X | COM6 | X |
| ROW30 | COM7 | X | COM7 | X | COM7 | X | COM7 | X |
| ROW31 | COM8 | X | COM8 | X | COM8 | X | COM8 | X |
| ROW32 | COM9 | X | COM9 | X | COM9 | X | COM9 | X |
| ROW33 | COM10 | X | COM10 | X | COM10 | X | COM10 | X |
| ROW34 | COM11 | X | COM11 | X | COM11 | COM0 | COM11 | X |
| ROW35 | COM12 | X | COM12 | X | COM12 | COM1 | COM12 | X |
| ROW36 | COM13 | X | COM13 | X | COM13 | COM2 | COM13 | X |
| ROW37 | COM14 | X | COM14 | X | COM14 | COM3 | COM14 | X |
| ROW38 | COM15 | X | COM15 | X | COM15 | COM4 | COM15 | X |
| ROW39 | COM16 | X | COM16 | X | COM16 | COM5 | COM16 | X |
| ROW40 | X | X | X | X | X | COM6 | X | X |
| ROW41 | X | X | X | X | X | COM7 | X | X |
| ROW42 | X | X | X | X | X | COM8 | X | X |
| ROW43 | X | X | X | X | X | COM9 | X | X |
| ROW44 | X | X | X | X | X | COM10 | X | X |
| ROW45 | X | X | X | X | X | COM11 | X | X |
| ROW46 | X | X | X | X | X | COM12 | X | X |
| ROW47 | X | X | X | X | X | COM13 | X | X |
| ROW48 | X | X | X | X | NC | NC | X | X |
| ROW49 | X | X | X | X | NC | NC | X | X |
| ROW50 | X | COM0 | X | X | NC | NC | X | X |
| ROW51 | X | COM1 | X | X | NC | NC | X | X |
| ROW52 | X | COM2 | X | X | NC | NC | X | X |
| ROW53 | X | COM3 | X | X | NC | NC | X | X |
| ROW54 | X | COM4 | X | X | NC | NC | X | X |
| ROW55 | X | COM5 | X | X | NC | NC | X | X |
| ROW56 | NC | NC | X | COM0 | NC | NC | X | X |
| ROW57 | NC | NC | X | COM1 | NC | NC | X | X |
| ROW58 | NC | NC | X | COM2 | NC | NC | X | X |
| ROW59 | NC | NC | NC | NC | NC | NC | X | X |
| ROW60 | NC | NC | NC | NC | NC | NC | X | X |
| ROW61 | NC | NC | NC | NC | NC | NC | X | X |
| ROW62 | NC | NC | NC | NC | NC | NC | X | X |
| ROW63 | NC | NC | NC | NC | NC | NC | X | X |

Table 8 - ROW pin assignment for COM signals for SSD1818A in an 18 MUX display (including icon line) without/with 21 lines display offset towards ROW0

Note: X-Row pin will output non-selected COM signal

## 10. MAXIMUM RATINGS

Table 9 - Maximum Ratings (Voltage Referenced to $\mathrm{V}_{\mathrm{ss}}$ )

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply Voltage | -0.3 to +4.0 | V |
| $V_{\text {EE }}$ |  | 0 to -12.0 | V |
| Vin | Input Voltage | $\begin{aligned} & \hline \text { VSS-0.3 to } \\ & \text { VDD }+0.3 \end{aligned}$ | V |
| 1 | Current Drain Per Pin Excluding VDD $V_{s s}$ | 25 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section
This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions to be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that VDD and VEE be constrained to the range VSS < or $=$ (VDD or $\mathrm{VEE})<$ or = VDD. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

## 11. DC CHARACTERISTICS

Table 10 - DC Characteristics (Unless otherwise specified, Voltage Referenced to $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=2.4$ to $3.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30$ to $85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic Circuit Supply Voltage Range | Recommend Operating Voltage Possible Operating Voltage | 2.4 | 2.7 | 3.5 | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{AC}}$ | Access Mode Supply Current Drain (VDD Pins) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$, Voltage Generator On, 4X DC-DC Converter Enabled, Write accessing, Tcyc $=3.3 \mathrm{MHz}$, Typ. Osc. Freq., Display On, no panel attached. | - | 480 | 600 | $\mu \mathrm{A}$ |
| IDP 1 | Display Mode Supply Current Drain (VDD ${ }^{\text {Dins }}$ ) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-8.1 \mathrm{~V} \text {, Voltage }$ <br> Generator Disabled, R/信( $\overline{W R}$ ) Halt, Typ. Osc. Freq., Display On, $\mathrm{V}_{\mathrm{L6}}-\mathrm{V}_{\mathrm{DD}}=-9 \mathrm{~V}$, no panel attached. | - | 50 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DP} 2}$ | Display Mode Supply Current Drain (VDD Pins) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-8.1 \mathrm{~V}, \text { Voltage }$ Generator On, 4x DC-DC Converter Enabled, R/W ( $\overline{\mathrm{WR}}$ ) Halt, Typ. Osc. Freq., Display On, $\mathrm{V}_{\mathrm{LG}}-\mathrm{V}_{\mathrm{DD}}=-9 \mathrm{~V}$, no panel attached. | - | 120 | 200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB }}$ | Standby Mode Supply Current Drain (VDD Pins) | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$, LCD Driving Waveform Off, Typ. Osc. Freq., $\mathrm{R} / \overline{\mathrm{W}}(\overline{\mathrm{WR}}$ ) halt. | - | 5 | 10 | $\mu \mathrm{A}$ |
| Isleep | Sleep Mode Supply Current Drain (VDD $\mathrm{V}_{\mathrm{DD}}$ ) | $V_{D D}=2.7 \mathrm{~V}$, LCD Driving Waveform Off, Oscillator Off, $R / \bar{W}(\overline{W R})$ halt. | - | 1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {EE }}$ | LCD Driving Voltage Generator Output ( $\mathrm{V}_{\mathrm{EE}}$ Pin) | Display On, Voltage Generator Enabled, DC-DC Converter Enabled, Typ. Osc. Freq., Regulator Enabled, Divider Enabled. | -12.0 | - | -2.4 | V |
| V LCD | LCD Driving Voltage Input ( $\mathrm{V}_{\text {EE }}$ Pin) | Voltage Generator Disabled. | -12.0 | - | -2.4 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Logic High Output Voltage | lout=-100mA | $0.9 * V_{D D}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| VoL1 | Logic Low Output Voltage | lout=100mA | 0 | - | $\begin{array}{\|l\|} \hline 0.1^{*} \\ V_{D D} \\ \hline \end{array}$ | V |
| $\mathrm{V}_{\text {L6 }}$ | LCD Driving Voltage Source ( $\mathrm{V}_{\mathrm{L} 6}$ Pin) | Regulator Enabled ( $\mathrm{V}_{\mathrm{L6}}$ voltage depends on Int/Ext Contrast Control) | $\mathrm{V}_{\mathrm{EE}}-0.5$ | - | $V_{\text {DD }}$ | V |
| $\mathrm{V}_{\text {L6 }}$ | LCD Driving Voltage Source ( $\mathrm{V}_{\mathrm{L} 6} \mathrm{Pin}$ ) | Regulator Disable | ${ }^{-}$ | floating | - | V |
| $\mathrm{V}_{\mathrm{HH} 1}$ | Logic High Input voltage |  | $0.8 * V_{D D}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {LL }}$ | Logic Low Input voltage |  | 0 | - | $\begin{array}{\|l} \hline 0.2^{*} \\ V_{D D} \\ \hline \end{array}$ | V |



The formula for the temperature coefficient is:
$\mathrm{TC}(\%)=\underline{\mathrm{V}}_{\text {ref }}$ at $50^{\circ} \mathrm{C}-\mathrm{V}_{\text {ref }}$ at $0^{\circ} \mathrm{C} \mathrm{x}$ $\qquad$ 1 $\mathrm{V}_{\text {ref }}$ at $25^{\circ} \mathrm{C}$

## 12. AC CHARACTERISTICS

Table 11 - AC Characteristics (Unless otherwise specified, Voltage Referenced to $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=2.4$ to $3.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30$ to $85^{\circ} \mathrm{C}$ )


[^0]| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 0 | - | - | ns |
| $\mathrm{t}_{\text {DSW }}$ | Write Data Setup Time | 40 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 15 | - | - | ns |
| $\mathrm{t}_{\text {DHR }}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\text {OH }}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\mathrm{ACC}}$ | Access Time | - | - | 140 | ns |
| PW | Chip Select Low Pulse Width (read) | 120 | - | - | ns |
|  | Chip Select Low Pulse Width (write) | 60 | - | - | ns |
| PW | Chip Select High Pulse Width (read) | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Chip Select High Pulse Width (write) | Rise Time | 60 | - | - |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |

Table 12 - Interface Timing Characteristics (VDD - VSS = 2.4 to $3.5 \mathrm{~V}, \mathrm{TA}=\mathbf{- 3 5}$ to $85^{\circ} \mathrm{C}$ )


Figure 9-6800-series MPU Parallel Interface Characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 300 | - | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 0 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 0 | - | - | ns |
| $\mathrm{t}_{\text {DSW }}$ | Write Data Setup Time | 40 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 15 | - | - | ns |
| $\mathrm{t}_{\text {DHR }}$ | Read Data Hold Time | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Disable Time | - | - | 70 | ns |
| $\mathrm{t}_{\text {ACC }}$ | Access Time | - | - | 140 | ns |
| PW | Chip Select Low Pulse Width (read) | 120 | - | - | ns |
| Chip Select Low Pulse Width (write) | 60 | - | - | ns |  |
| PW | Chip Select High Pulse Width (read) | Chip Select High Pulse Width (write) | 60 | - | - |
| $\mathrm{t}_{\mathrm{CS}}$ | Rise Time | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |

Table 13 - Interface Timing Characteristics (VDD - VSS = 2.4 to $3.5 \mathrm{~V}, \mathrm{TA}=-35$ to $85^{\circ} \mathrm{C}$ )


Figure 10-8080-series MPU Parallel Interface Characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {cycle }}$ | Clock Cycle Time | 250 | - | - | ns |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 150 | - | - | ns |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 150 | - | - | ns |
| $\mathrm{t}_{\text {DSW }}$ | Write Data Setup Time | 100 | - | - | ns |
| $\mathrm{t}_{\text {DHW }}$ | Write Data Hold Time | 100 | - | - | ns |
| $\mathrm{T}_{\text {CLKL }}$ | Clock Low Time | 100 | - | - | ns |
| $\mathrm{T}_{\text {CLKH }}$ | Clock High Time | 100 | - | - | ns |
| $\mathrm{t}_{\text {CSS }}$ | Chip Select Setup Time (for D7 input) | 120 | - | - | ns |
| $\mathrm{t}_{\text {CSH }}$ | Chip Select Hold Time (for D0 input) | 60 | - | - | ns |
| $\mathrm{t}_{R}$ | Rise Time | - | - | n |  |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | - | - | 15 | ns |

Table 14 - Interface Timing Characteristics (VDD - VSS =2.4 to $3.5 \mathrm{~V}, \mathrm{TA}=-\mathbf{3 5}$ to $85^{\circ} \mathrm{C}$ )


CS1
(CS2 = 1)


SDA


Figure 11 - Serial Interface Characteristics

## 13. APPLICATION EXAMPLES



Logic pin connections not specified above:
Pins connected to VDD: CS2, E/ $\overline{\mathrm{RD}}, \mathrm{M} / \overline{\mathrm{S}}, \mathrm{CLS}, \mathrm{C} 68 / \overline{80}, \mathrm{P} / \overline{\mathrm{S}}, \overline{\mathrm{HPM}}$
Pins connected to VSS: VSS1
Pins floating: $\overline{\mathrm{DOF}}, \mathrm{CL}$

Figure 12 - Application Circuit of $104 \times 64$ plus an icon line using SSD1818A, configured with: external VEE, internal regulator, divider mode enabled (Command: 2B), 6800-series MPU parallel interface, internal oscillator and master mode


Logic pin connections not specified above:
Pins connected to VDD: CS2, E/ $\overline{\mathrm{RD}}, \mathrm{M} / \overline{\mathrm{S}}, \mathrm{CLS}, \mathrm{C} 68 / \overline{80}, \mathrm{P} / \overline{\mathrm{S}}, \overline{\mathrm{HPM}}$
Pins connected to VSS: VSS1
Pins floating: $\overline{\mathrm{DOF}}, \mathrm{CL}$

Figure 13 - Application Circuit of $104 \times 64$ plus an icon line using SSD1818A, configured with all internal power control circuit enabled, 6800-series MPU parallel interface, internal oscillator and master mode.
14. Initialization Routine

|  | Command (Hex) <br> (Refer to Figure 12: All internal power control circuit enable) | Command (Hex) (Refer to Figure 13: External $\mathrm{V}_{\mathrm{EE}}$, Internal regulator and divider enable) | Description |
| :---: | :---: | :---: | :---: |
| 1 | E2 | E2 | Software Reset |
| 2 | 2F | 2B | Set power control register |
| 3 | 24 | 24 | Set internal resistor gain $=24 \mathrm{~h}$ |
| 4 | $\begin{aligned} & 81 \\ & 20 \end{aligned}$ | $\begin{aligned} & 81 \\ & 20 \end{aligned}$ | Set contrast level $=20 \mathrm{~h}$ |
| 5 | $\begin{aligned} & \text { D6 } \\ & \text { 3D } \end{aligned}$ | $\begin{aligned} & \text { D6 } \\ & \text { 3D } \end{aligned}$ | Enable band gap reference circuit Set band gap clock period $=200 \mathrm{~ms}$ |
| 6 | A0 | A0 | Set Column address is map to SEG0 |
| 7 | C0 | C0 | Set Row address is map to COMO |
| 8 | A4 | A4 | Set entire display on/off = Normal display |
| 9 | A6 | A6 | Set normal / reverse display = Normal display |
| 10 | AF | AF | Set Display On |
| Example | Internal booster, regulator and divider are enabled. <br> $\mathrm{V}_{\mathrm{OP}}=$ approx. -8.573 V with reference to $V_{D D}$ | External booster, Internal regulator and divider are enabled. <br> $\mathrm{V}_{\mathrm{OP}}=$ approx. -8.593 V with reference to $V_{D D}$ |  |

## 15. TAB DRAWING



Figure 14 - SSD1818AT Copper View Layout


SSD1818AT Detail descriptions


Figure 15 - SSD1818AT Pin Assignment

Solomon Systech reserves the right to make changes without further notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.
http://www.solomon-systech.com


[^0]:    Remarks: Fext stands for the frequency value of external clock feeding to the CL pin
    Fosc stands for the frequency value of internal oscillator
    Frequency limits are based on the software command set: set multiplex ratio to 64 MUX

